Many Embedded Systems are indeed Software Based Control Systems (SBCSs), that is control systems whose controller consists of control software running on a microcontroller device. This motivates investigation on Formal Model Based Design approaches for control software. Given the formal model of a plant as a Discrete Time Linear Hybrid System and the implementation specifications (that is, number of bits in the Analog-to-Digital (AD) conversion) correct-by-construction control software can be automatically generated from System Level Formal Specifications of the closed loop system (that is, safety and liveness requirements), by computing a suitable finite abstraction of the plant.
INTRODUCTION
Many Embedded Systems are indeed Software Based Control Systems (SBCSs). An SBCS consists of two main subsystems, the controller and the plant, that form a closed loop system. Typically, the plant is a physical system consisting, for example, of mechanical or electrical devices whereas the controller consists of control software running on a microcontroller. Software generation from models and formal specifications forms the core of Model Based Design of embedded software [16] . This approach is particularly interesting for SBCSs since in such a case System Level Formal Specifications are much easier to define than the control software behavior itself. The typical control loop skeleton for an SBCS is the following. Measure x of the system state from plant sensors go through an analog-to-digital (AD) conversion, yielding a quantized valuex. A function ctrlRegion checks ifx belongs to the region in which the control software works correctly. If this is not the case a Fault Detection, Isolation and Recovery (FDIR) procedure is triggered, otherwise a function ctrlLaw computes a commandû to be sent to plant actuators after a digital-to-analog (DA) conversion. Basically, the control software design problem for SBCSs consists in designing software implementing functions ctrlLaw and ctrlRegion in such a way that the closed loop system meets given safety and liveness specifications. For SBCSs, system level specifications are typically given with respect to the desired behavior of the closed loop system. The control software is designed using a separation-of-concerns approach. That is, Control Engineering techniques (e.g., see [8] ) are used to design, from the closed loop system level specifications, functional specifications (control law) for the control software whereas Software Engineering techniques are used to design control software implementing the given functional specifications. Such a separation-of-concerns approach has several drawbacks.
First, usually control engineering techniques do not yield a formally verified specification for the control law when quantization is taken into account. This is particularly the case when the plant has to be modelled as a Hybrid System, that is a system with continuous as well as discrete state changes [1, 14, 4] . As a result, even if the control software meets its functional specifications there is no formal guarantee that system level specifications are met since quantization effects are not formally accounted for.
Second, issues concerning computational resources, such as control software Worst Case Execution Time (WCET), can only be considered very late in the SBCS design activity, namely once the software has been designed. As a result, the control software may have a WCET greater than the sampling time. This invalidates the schedulability analysis (typically carried out before the control software is completed) and may trigger redesign of the software or even of its functional specifications (in order to simplify its design).
Last, but not least, the classical separation-of-concerns approach does not effectively support design space exploration for the control software. In fact, although in general there will be many functional specifications for the control software that will allow meeting the given system level specifications, the software engineer only gets one to play with. This overconstrains a priori the design space for the control software implementation preventing, for example, effective performance trading (e.g., between number of bits in AD conversion, WCET, RAM usage, CPU power consumption, etc.).
Motivations
The previous considerations motivate research on Software Engineering methods and tools focusing on control software synthesis rather than on control law as in Control Engineering. The objective is that from the plant model (as a hybrid system), from formal specifications for the closed loop system behavior and from Implementation Specifications (that is, the number of bits used in the quantization process) such methods and tools can generate correct-byconstruction control software satisfying the given specifications.
A Discrete Time Linear Hybrid System (DTLHS) is a discrete time hybrid system whose dynamics is modeled as a linear predicate over a set of continuous as well as discrete variables that describe system state, system inputs and disturbances. System level safety as well as liveness specifications are modeled as sets of states defined, in turn, as predicates. By adapting the proofs in [15] for the reachability problem in dense time hybrid systems, it has been shown that the control synthesis problem is undecidable for DTLHSs [22] . Despite that, non complete or semi-algorithms usually succeed in finding controllers for meaningful hybrid systems.
The tool QKS [20] automatically synthesises control software starting from a plant model given as a DTLHS, the number of bits for AD conversion, and System Level Formal Specifications of the closed loop system. The generated code, however, may be very large, since it grows exponentially with the number of bits of the quantization schema [21] . On the other hand, controllers synthesised by considering a finer quantization schema usually have a better behaviour with respect to many other non-functional requirements, such as ripple and set-up time. Typically, a microcontroller device in an Embedded System has limited resources in terms of computational power and/or memory. Current state-of-the-art microcontrollers have up to 512Kb of memory, and other design constraints (mainly costs) may impose to use even less powerful devices. As we will see in Sect. 4, by considering a quantization schema with 12 bits on the inverted pendulum system, QKS generates a controller which has a size greater than 8Mbytes. This paper addresses model based synthesis of control software by trading system level non-functional requirements with software non-functional requirements. Namely, we aim at reducing the code footprint, possibly at the cost of having a suboptimal set-up time and ripple. Fig. 1 shows the model based control software synthesis flow that we consider in this paper. A specification consists of a plant model, given as a DTLHS, System Level Formal Specifications that describe functional requirements of the closed loop system, and Implementation Specifications that describe non functional requirements of the control software, such as the number of bits used in the quantization process, the required WCET, etc. In order to generate the control software, the tool QKS takes the following steps. First (step 1), a suitable finite discrete abstraction (control abstraction [20] )Ĥ of the DTLHS plant model H is computed;Ĥ depends on the quantization schema and it is the plant as it can be seen from 
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Step 3 the control software after AD conversion. Then (step 2), given an abstractionĜ of the goal states G, it computes a controllerK that starting from any initial abstract state, drivesĤ toĜ regardless of possible nondeterminism. Control abstraction properties ensure thatK is indeed a (quantized representation of a) controller for the original plant H. Finally (step 3), the finite automatonK is translated into control software (C code). Besides meeting functional specifications, the generated control software meets some non functional requirements: it implements a (near) time-optimal control strategy, and it has a WCET guaranteed to be linear in the number of bits of the quantization schema.
To find the quantized controllerK, QKS implements the symbolic synthesis algorithm in [9] , based on Ordered Bynary Decision Diagrams (OBDDs) manipulation. This algorithm finds a timeoptimal solution, i.e. the controllerK drives the systemĤ toĜ always along shortest paths. The finer the control abstraction is (i.e. when the quantization schema is more precise), the better is the control strategy found. Unfortunately, such time optimal control strategies may lead to very large controllers in terms of the size of the generated C control software.
Driven by the intuition that by enabling the very same action on large regions of the state space we may decrease the control software size, we design a controller synthesis algorithm (Alg. 2 in Sect. 3.1) that gives up optimality and looks for maximal regions that can be controlled by performing the same action. We formally prove its correctness and completeness (Theor. 1 and 2 in Sect. 3.2).
Experimental results in Sect. 4 show that such a heuristic effectively mitigates the exponential growth of the controller size without having a significant impact on non-functional system level requirements such as set-up time and ripple. We accomplish this result without changing the WCET of the synthesized control software. For the inverted pendulum benchmark, by using a quantization schema with 12 bits, the size of our controller is less than 6% of the size of the time optimal controller.
Related Work
Control Engineering has been studying control law design (e.g., optimal control, robust control, etc.), for more than half a century (e.g., see [8] ). Also Quantized Feedback Control has been widely studied in control engineering (e.g. see [13] ). However such research does not address hybrid systems and, as explained above, focuses on control law design rather than on control software synthesis. Traditionally, control engineering approaches model quantization errors as statistical noise. As a result, correctness of the control law holds in a probabilistic sense. Here instead, we model quantization errors as nondeterministic (malicious) disturbances. This guarantees system level correctness of the generated control software (not just that of the control law) with respect to any possible sequence of quantization errors.
Formal verification of Linear Hybrid Automata (LHA) [1] has been investigated in [14, 12, 29, 27] . Quantization can be seen as a sort of abstraction. In a hybrid systems formal verification context, abstractions has been widely studied (e.g., see [2, 3] ), to ease the verification task. On the other hand, in control software synthesis, quantization is a design requirement since it models a hardware component (AD converter) which is part of the specification of the control software synthesis problem. As a result, clever abstractions considered in a verification setting cannot be directly used in our synthesis setting where quantization is given.
The abstraction-based approach to controller synthesis has also been broadly investigated. Based on a notion of suitable finite state abstraction (e.g. see [24] ) control software synthesis for continuous time linear systems (no switching) has been implemented in the tool PESSOA [23] . On the same wavelength, [30] generates a control strategy from a finite abstraction of a Piecewise Affine Discrete Time Hybrid System (PWA-DTHS). Also the Hybrid Toolbox [6] considers PWA-DTHSs. Such tools output a feedback control law that is then passed to Matlab in order to generate control software. Finite horizon control of PWA-DTHSs has been studied using a MILP based approach (e.g. see [7] ). Explicit finite horizon control synthesis algorithms for discrete time (possibly non-linear) hybrid systems have been studied in [11] . All such approaches do not account for state feedback quantization since they all assume exact (i.e. real valued) state measures. Optimal switching logic, i.e. synthesis of optimal controllers with respect to some cost function has also been widely investigated (e.g. see [17] ). In this paper, we focus on non-functional sofware requirements rather than non-functional system-level requirements.
Summing up, to the best of our knowledge, no previously published result is available about model based synthesis of small footprint control software from a plant model, system level specifications and implementation specifications.
CONTROL SOFTWARE SYNTHESIS
To make this paper self-contained, first we briefly summarize previous work on automatic generation of control software for Discrete Time Linear Hybrid Systems (DTLHSs) from System Level Formal Specifications. We focus on basic definitions and mathematical tools that will be useful later.
We model the controlled system (i.e. the plant) as a DTLHS (Sect. 2.3), that is a discrete time hybrid system whose dynamics is modeled as a linear predicate (Sect. 2.1) over a set of continuous as well as discrete variables. The semantics of a DTLHS is given in terms of a Labeled Transition Systems (LTSs, Sect. 2.2).
Given a plant H modeled as a DTLHS, a set of goal states G (liveness specifications) and an initial region I, both represented as linear predicates, we are interested in finding a restriction K of the behaviour of H such that in the closed loop system all paths starting in I lead to G after a finite number of steps. Moreover, we are interested in controllers that take their decisions by looking at quantized states, i.e. the values that the control software reads after an AD conversion. This is the quantized control problem (Sect. 2.3.1).
The quantized controller is computed by solving an LTS control problem (Sect. 2.2.1), by using a symbolic approach based on Ordered Binary Decision Diagrams (OBDDs) (Sect. 2.4.1). Finally, we briefly describe how C control software is automatically generated from the OBDD controller representation (Sect. 2.4.2).
Predicates
We denote with [n] an initial segment {1, . . . , n} of the natural numbers. We denote with X = [x1, . . . , xn] a finite sequence of distinct variables, that we may regard, when convenient, as a set. Each variable x ranges on a known (bounded or unbounded) interval Dx either of the reals or of the integers (discrete variables). Boolean variables are discrete variables ranging on the set B = {0, 1}. We denote with DX the set ∏ x∈X Dx. To clarify that a variable x is continuous (resp. discrete, boolean) we may write x r (resp.
A linear expression L(X) over a list of variables X is a linear combination of variables in X with rational coefficients. A linear constraint over X (or simply a constraint) is an expression of the form L(X) ≤ b, where b is a rational constant. In the following, we
Predicates are inductively defined as follows. A constraint C(X) over a list of variables X is a predicate over X. If A(X) and B(X) are predicates over X, then (A(X) ∧ B(X)) and (A(X) ∨ B(X)) are predicates over X. Parentheses may be omitted, assuming usual associativity and precedence rules of logical operators. A conjunctive predicate is a conjunction of constraints.
A valuation over a list of variables X is a function v that maps
We also call valuation the sequence of values X * . A satisfying assignment to a predicate P (X) is a valuation X * such that P (X * ) holds. If a satisfying assignment to a predicate P over X exists, we say that P is feasible. Abusing notation, we may denote with P the set of satisfying assignments to the predicate P (X).
Two predicates P and Q over X are equivalent, denoted by P ≡ Q, if they have the same set of satisfying assignments. Two predicates P (X) and Q(Z) are equisatisfiable,
Given a constraint C(X) and a fresh boolean variable (guard) y ∈ X, the guarded constraint y → C(X) (if y then C(X)) denotes the predicate (y = 0) ∨ C(X). Similarly, we useȳ → C(X) (if not y then C(X)) to denote the predicate (y = 1) ∨ C(X). A guarded predicate is a conjunction of either constraints or guarded constraints. It is possible to show that, if a guarded predicate P is bounded, then P can be transformed into an equisatisfiable conjunctive predicate.
Labeled Transition Systems
where S is a (possibly infinite) set of states, A is a (possibly infinite) set of actions, and T : S×A×S → B is the transition relation of S. Let s ∈ S and a ∈ A. We denote with Adm(S, s) the set of actions admissible in s, that is Adm(S, s) = {a ∈ A | ∃s : T (s, a, s )} and with Img(S, s, a) the set of next states from s via a, that is Img(S, s, a) = {s ∈ S | T (s, a, s )}. A run or path for an LTS S is a sequence π = s0, a0, s1, a1, s2, a2, . . . of states st and actions at such that ∀t ≥ 0 T (st, at, st+1). The length |π| of a finite run π is the number of actions in π. We denote with π (S) (t) the (t + 1)-th state element of π, and with π (A) (t) the (t + 1)-th action element of π. That is π (S) (t) = st, and π (A) (t) = at.
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LTS Control Problem
A controller for an LTS S is used to restrict the dynamics of S so that all states in the initial region will eventually reach the goal region. We formalize such a concept by defining the LTS control problem and its solutions. In what follows, let S = (S, A, T ) be an LTS, I, G ⊆ S be, respectively, the initial and goal regions.
holds, we say that the action a is enabled by K in s.
The set of states for which at least one action is enabled is denoted by dom(K). Formally, dom(K) = {s ∈ S | ∃a K(s, a)}.
We call a controller K a control law if K enables at most one action in each state. Formally, K is a control law if, for all s ∈ dom(K), K(s, a) and
We call a path π fullpath [5] if either it is infinite or its last state π (S) (|π|) has no successors (i.e. Adm(S, π (S) (|π|)) = ∅). We denote with Path(s, a) the set of fullpaths starting in state s with action a, i.e. the set of fullpaths π such that π (S) (0) = s and π (A) (0) = a. Given a path π in S, we define j(S, π, G) as follows. If there exists n > 0 s.t. π (S) (n) ∈ G, then j(S, π, G) = min{n | n > 0 ∧ π (S) (n) ∈ G}. Otherwise, j(S, π, G) = +∞. We require n > 0 since our systems are nonterminating and each controllable state (including a goal state) must have a path of positive length to a goal state. Taking sup ∅ = +∞, the worst case distance of a state s from the goal region G is J(S, G, s) = sup{j(S, π, G) | π ∈ Path(s, a), a ∈ Adm(S, s)}. DEFINITION 2. An LTS control problem is a triple P = (S, I, G). A strong solution (or simply a solution) to P is a controller K for S, such that I ⊆ dom(K) and for all s ∈ dom(K), J(S (K) , G, s) is finite.
An optimal solution to P is a solution K * to P such that for all solutions K to P, for all s ∈ S, we have J(
The most general optimal (mgo) solution to P is an optimal so-lutionK to P such that for all optimal solutions K to P, for all s ∈ S, for all a ∈ A we have K(s, a) →K(s, a). This definition is well posed (i.e., the mgo solution is unique) andK does not depend on I. The controller K that enables all dotted arrows in the picture, is an mgo for the control problem (S, I, G). The controller K = K \ {(0, 1)} that enables only the action 0 in the state 0, would be still an optimal solution, but not the most general. The controller K = K ∪ {(3, 0)} that enables also the action 0 in state 3 would be still a solution (more general than K), but no more optimal. As a matter of fact, in this case J(S (K ) , G, 3) = 3, whereas J(S (K) , G, 3) = 2.
Discrete Time Linear Hybrid Systems
Many embedded control systems can be modeled as Discrete Time Linear Hybrid Sytems (DTLHSs) since they provide an uniform model both for the plant and for the control software.
is a finite sequence of auxiliary variables, that are typically used to model modes or "local" variables.
Since any bounded guarded predicate is equisatisfiable to a conjunctive predicate (see Sect. 2.1), for the sake of readability we use bounded guarded predicates to describe the transition relation of bounded DTLHSs. To this aim, we also clarify which variables are boolean, and thus may be used as guards in guarded constraints.
The semantics of DTLHSs is given in terms of LTSs as follows.
DTLHS Control Problem
A DTLHS control problem (H, I, G) is defined as the LTS control problem (LTS(H), I, G). To manage real valued variables, in classical control theory the concept of quantization is introduced (e.g., see [13] ). Quantization is the process of approximating a continuous interval by a set of integer values. In the following we formally define a quantized feedback control problem for DTLHSs.
A quantization function γ for a real interval I = [a, b] is a nondecreasing function γ : I → Z such that γ(I) is a bounded integer interval. We extend quantizations to integer intervals, by stipulating that in such a case the quantization function is the identity function.
A is a predicate over W that explicitely bounds each variable in W . For each w ∈ W , we denote with Aw its admissible region and with AW = ∏ w∈W Aw. Γ is a set of maps Γ = {γw | w ∈ W and γw is a quantization function for Aw}.
A control problem admits a quantized solution if control decisions can be made by just looking at quantized values. This enables a software implementation for a controller. = (H, I, G) be a control problem, where I ≡ −2 ≤ x ≤ 2.5, and G ≡ ε ≤ x ≤ ε, for some ε ∈ R. If the sampling time T is small enough with respect to ε (for example T < ε 10 ), the controller: 
Control Software Generation
Quantized controllers can be computed by solving LTS control problems: the QKS control software synthesis procedure consists of building a suitable finite state abstraction (control abstraction) H induced by the quantization of a plant modeled as a DTLHS H, computing an abstractionÎ (resp.Ĝ) of the initial (resp. goal) region I (resp. G) so that any solution to the LTS control problem (Ĥ,Î,Ĝ) is a finite representation of a solution to (H, I, G).
In [20] , we give a constructive sufficient condition ensuring that the controller computed forĤ is indeed a quantized controller for H.
Symbolic Controller Synthesis
Control abstractions for bounded DTLHSs are finite LTSs. For example, a typical quantization is the uniform quantization which consists in dividing the domain of each state variable x into 2 bx equal intervals, where bx is the number of bits used by AD conversion. Therefore, the abstraction of a DTLHS induced by a uniform quantization has 2 B states, where B = ∑ x∈X bx. By coding states and actions as sequences of bits, a finite LTS can be represented as an OBDD representing set of states and the transition relation by using their characteristic functions.
The QKS control synthesis procedure implements the function mgoCtr in Alg. 1, which adapts the algorithm presented in [9] . Starting from goal states, the most general optimal controller is found incrementally adding at each step to the set of states D(s) controlled so far, the strong preimage of D(s), i.e. the set of states for which there exists at least an action a that drives the system to D(s), regardless of possible nondeterminism. 
C Code Generation
The output of the function mgoCtr is an OBDD K representing an mgo as a relation K(x, u). Let k be the number of bits used to represent the set of actions. We are interested in a control law F = [f1, . . . , f k ] such that K(x, F (x)) holds for all x [28] . We first compute k OBDDs f1, . . . f k representing F . For any fi, by replacing each OBDD node with an if-then-else block and each OBDD edge with a goto statement, we obtain a C function f_i that implements the boolean function represented by fi.
x [2] x [1] x Therefore, the size of f_i is proportional to the number of nodes in fi. Its WCET is proportional to the height of fi, since any computation of f_i corresponds to going through a path of fi. As a consequence, the WCET of the control software turns out to be linear in the number of bits of the quantization schema. The C function ctrLaw is obtained by translating the k OBDDs representing F , whereas ctrReg is obtained by translating the OBDD representing the characteristic function of dom(K). The actual code implementing control software is slightly more complicated to account for node sharing among OBDDs f1, . . . , f k . Full details about the control software generation can be found in [21] . variables (x0, x1, x2) . Taking as input P, mgoCtr computes the mgo K given in Ex. 1. The control law F is the OBDD depicted in Fig. 3 . In Fig. 4 , it is shown a snapshot of the control software generated for F .
SMALL CONTROLLERS SYNTHESIS
Within the framework defined in the previous section, when finer (i.e. with more bits) quantization schemas are considered, better controllers are found, in terms of set-up time and ripple (see Sect. 4). On the other hand, the exponential growth of control software size is one of the main obstacles to overcome in order to make model based control software synthesis viable on large problems. As explained in Sect. 2.4.2, the size of the control software is proportional to the size of the OBDD computed by the function mgoCtr in Sect. 2.4.1. To reduce the number of nodes of such an OBDD, we devise a heuristic aimed at increasing OBDD node sharing by looking for control laws that are constant on large regions of the state space.
While optimal controllers implement smart control strategies that in each state try to find the best action to drive the system to the goal region, the function smallCtr in Sect. 3.1 looks for more "regular" controllers that enable the same action in as large as possible regions of the state space.
Finally, note that changing the control synthesis algorithm does not change the WCET of the generated control software since it only depends on the number of quantization bits (Sect. 2.4.2).
Control Synthesis Algorithm
Our controller synthesis algorithm is shown in Alg. 2. To obtain a succinct controller, the function smallCtr modifies the mgoCtr preimage computation of set of states D by finding maximal regions of states from which the system reaches D in one or more steps by repeatedly performing the same action. This involves finding at each step a family of fixpoints: for each action a, E(s, a) is the maximal set of states from which D is reachable by repeatedly performing the action a only.
The function smallCtr(S, I, G) computes a solution K to the control problem (S, I, G) (Theor. 1), such that dom(K) is maximal with respect to any other solution (Theor. 2).
In Alg. 2 K(s, a) denotes the OBDD that represents the controller computed so far, D(s) the OBDD that represents its domain, andD(s) the domain of the controller computed at the previous iteration. The computation starts by initializing K(s, a) and its domain D(s) to the empty OBDD, that corresponds to the always undefined function and the empty set (line 1).
At After that, K is updated by adding to it state-action pairs in E(s, a). Instead of simply computing K(s, a) ← K(s, a)∨E(s, a), to keep the controller smaller, function smallCtr avoids to add to K possible intersections between any pair of sets E(s, a) and E(s, b) for a = b (line 9). As a consequence, the resulting controller K is a control law, i.e. it enables just one action in a given state s.
The order in which the loop in lines 8-9 enumerates the set of actions gives priority to actions that are considered before. Let a0, a1, . . . , an be the sequence of actions as enumerated by the for loop. If there exists at least one action a such that E(s, a) holds, then we will have that K(s, a k ) holds only for a certain a k such that k = min{i | E(s, ai)}. In many control problems, this is useful as it allow one to give priority to some actions, e.g. in order to prefer "low power" actions.
The computation ends when no new state is added to the controllable region, i.e. when D(s), is the same asD(s). satisfies E(s, 1) is {(0, 1), (4, 1)}. Depending on the order in which the for loop in lines 8-9 enumerates the set of actions, in the state 0 the resulting controller K * enables the action 0 (K * (s, a) = E(s, 0)∪(E(s, 1)\{(0, 1)})) or the action 1 (K * (s, a) = E(s, 1)∪ (E(s, 0) \ {(0, 0)})). Observe that, in any case, K * is not optimal. An optimal controller would enable the transition T (3, 1, 1) rather than T (3, 0, 2) (see Ex. 1).
The OBDD representing the control law F such that K * (x, F (x))
x [2] x [1] x holds, is depicted in Fig. 5. It has 3 nodes, instead of the 4 nodes required for the OBDD representation of the control law (Fig. 3 ) obtained from the controller K given in Ex. 1. Accordingly, the corresponding C code in Fig. 6 has 3 if-then-else blocks, instead of the 4 in the C code of Fig. 4 . s0, a0, s1, a1, . . . , an−1, sn be a path. An action switch in π occurs whenever ai = ai+1. Controllers generated by Alg. 2 implement control strategies with a very low number of switches. In many systems this is a desirable property. A "switching optimal" control strategy cannot be, however, implemented by a memoryless state-feedback control law. As an example, take again the control problem P described in Ex. 1. The controller defined by E(s, a) in Ex. 5 contains all switch optimal paths. However, to minimize the number of switches along the paths going through state 0, a controller should enable action 0 when coming from state 1, action 1 when coming from 4, and repeat the last action (0 or 1) when the system is executing the self-loops in state 0. In other words, only a feedback controller with memory can implement this control strategy.
Synthesis Algorithm Correctness and Completeness
In the following, we establish the correctness of Alg. 2, by showing that the controller computed by smallCtr is indeed a solution to the control problem given as input (Theor. 1), and its completeness, in the sense that the domain of the computed controller is maximal with respect to the domain of any other solution (Theor. 2). THEOREM 1. Let S = (S, A, T ) be an LTS, and I, G ⊆ S be two sets of states. If smallCtr(S, I, G) returns the tuple TRUE, D, K , then K is a solution to the control problem (S, I, G).
PROOF. If smallCtr(S, I, G) returns the tuple TRUE, D, K , clearly I ⊆ dom(K) (see Alg. 2, line12). We have to show that, for all s ∈ dom(K), J(S (K) , G, s) is finite.
First of all, we show that at the end of the inner repeat loop of smallCtr (lines 4-7), if E(s, a) holds, then we have that J(S (E) , O, s) is finite. We proceed by induction on the number of iteration of the inner repeat loop. Denoting with Fi(s, a) the predicate F (s, a) computed in line 5 during the i-th iteration, we will show that if Fn(s, a) holds, then J(S (E) , O, s) = n. If F1(s, a) a. We prove the statement of the theorem by induction on i. If i = 1, we have that O(s) = G(s) and that J(S (E 1 ) , O, s) is finite, and hence trivially J(S (K) , G, s) is finite. If i > 1, then we have that J(S (E i ) , dom(Ei−1), s) is finite. Since, by inductive hypothesis, also J(
THEOREM 2. Let S = (S, A, T ) be an LTS, and I, G ⊆ S be two sets of states. If smallCtr(S, I, G) returns the tuple TRUE, D, K , then D = dom(K) is the maximal controllable region, i.e. for any other solution K * to the control problem (S, I, G) we have dom(K * ) ⊆ dom(K).
PROOF. Let domn(K) = {s | J(S (K) , s, G) = n}. We will show by induction that, for all n, domn(K * ) ⊆ dom(K).
(n = 1) Let s ∈ dom1(K * ). Then Adm(S, s) = ∅ and there exists at least one action a ∈ Adm(S, s) such that K * (s, a) holds. Thus, for all s such that T (s, a, s ) we have that s ∈ G. But this means that F (s, a) holds (Alg. 2, line 5) and therefore K(s, a) holds. Hence s ∈ dom(K).
(n > 1) Let s ∈ domn(K * ). Then Adm(S, s) = ∅ and there exists at least an action a ∈ Adm(S, s) such that K * (s, a) holds. Thus, for all s such that T (s, a, s ) we have that s ∈ domn−1(K * ). By inductive hypothesis, domn−1(K * ) ⊆ dom(K). Therefore, for all s such that T (s, a, s ) we have that s ∈ dom(K). Let us suppose that s ∈ dom(K). But this implies that Img(S, s, a) ⊆ dom(K), otherwise Alg. 2 would not terminated before adding s to E(s, a) at some iteration. This leads to a contradiction, because Img(S, s, a) ⊆ domn−1(K * ) ⊆ dom(K).
EXPERIMENTAL RESULTS
In this section we present our experiments that aim at evaluating the effectiveness of our control software synthesis technique. We mainly evaluate the control software size reduction and the impact on other non-functional control software requirements such as setup time (optimality) and ripple.
We implemented smallCtr in the C programming language using the CUDD [10] package for OBDD based computations. The resulting tool, QKS sc , extends the tool QKS by adding the possibility of synthesising control software (step 2 in Fig. 1 ) by using smallCtr instead of the mgo controller synthesis mgoCtr.
In Sect. 4.1 and 4.2 we will present the DTLHS models of the inverted pendulum and the multi-input buck DC-DC converter, on which our experiments focus. In Sect. 4.3 we give the details of the experimental setting, and finally, in Sect. 4.4, we discuss experimental results.
The Inverted Pendulum as a DTLHS
The inverted pendulum [19] (see Fig. 7 ) is modeled by taking the angle θ and the angular velocityθ as state variables. The input of the system is the torquing force u·F , that can influence the velocity in both directions. Here, the variable u models the direction and the constant F models the intensity of the force. Differently from [19] , we consider the problem of finding a discrete controller, whose decisions may be only "apply the force clockwise" (u = 1), "apply the force counterclockwise" (u = −1)", or "do nothing" (u = 0). The behaviour of the system depends on the pendulum mass m, the length of the pendulum l, and the gravitational acceleration g. Given such parameters, the motion of the system is described by the differential equationθ = g l sin θ + 1 ml 2 uF . In order to obtain a state space representation, we consider the following normalized system, where x1 is the angle θ and x2 is the angular speedθ:
The discrete time model obtained from the equations in (1) by introducing a constant T that models the sampling time is:
that is not linear, as it contains the function sin x1. A linear model can be found by under-and over-approximating the non linear function sin x. In our experiments (Sect. 4), we will consider the linear model obtained as follows. First of all, in order to exploit sinus periodicity, we consider the equation x1 = 2πy k + yα, where y k represents the period in which x1 lies and yα ∈ [−π, π] 1 represents the actual x1 inside a given period. Then, we partition the interval [−π, π] in four intervals:
. In each
interval Ii (i ∈ [4]), we consider two linear functions f + i (x) and and f − i (x), such that for all x ∈ Ii, we have that
Let us consider the set of fresh continuous variables Y r = {yα, ysin} and the set of fresh discrete variables Y d = {y k , yq, y1, y2, y3, y4}, with y1, . . . , y4 being boolean variables. The DTLHS model IF for the inverted pendulum is the tuple (X, U, Y, N ), where X = {x1, x2} is the set of continuous state variables, U = {u} is the set of input variables, Y = Y r ∪ Y d is the set of auxiliary variables, and the transition relation N (X, U, Y, X ) is the following predicate:
Overapproximations of the system behaviour increase system nondeterminism. Since IF dynamics overapproximates the dynamics of the non-linear model, the controllers that we synthesize are inherently robust, that is they meet the given closed loop requirements notwithstanding nondeterministic small disturbances such as variations in the plant parameters. Tighter overapproximations of non-linear functions makes finding a controller easier, whereas coarser overapproximations makes controllers more robust.
The typical goal for the inverted pendulum is to turn the pendulum steady to the upright position, starting from any possible initial position, within a given speed interval.
Multi-input Buck DC-DC Converter
The multi-input buck DC-DC converter [25] in Fig. 8 is a mixedmode analog circuit converting the DC input voltage (Vi in Fig. 8 ) to a desired DC output voltage (vO in Fig. 8 ). As an example, buck DC-DC converters are used off-chip to scale down the typical laptop battery voltage (12) (13) (14) (15) (16) (17) (18) (19) (20) (21) (22) (23) (24) to the just few volts needed by the laptop processor (e.g. [26] ) as well as on-chip to support Dynamic Voltage and Frequency Scaling (DVFS) in multicore processors (e.g. [18] ). The typical software based approach (e.g. see [26] ) is to control the switches u1, . . . , un in Fig. 8 (typically implemented with a MOSFET) with a microcontroller.
In such a converter there are n power supplies with voltage values V1, . . . , Vn, n switches with voltage values v u 1 , . . . , v u n and current values I u 1 , . . . , I u n , and n input diodes D0, . . . , Dn−1 with voltage values v D 0 , . . . , v D n−1 and current i D 0 , . . . , i D n−1 (in the following, we will write vD for v D 0 and iD for i D 0 ). The circuit state variables are iL and vC . However we can also use the pair iL, vO as state variables in the DTLHS model since there is a linear relationship between iL, vC and vO, namely: vO =
. From a simple circuit analysis we have the following equations:
where the coefficients ai,j depend on the circuit parameters R, rL, rC , L and C in the following way:
Using a discrete time model with sampling time T (writing x for x(t + 1)) we have:
The algebraic constraints stemming from the constitutive equations of the switching elements are the following:
Experimental Settings
All experiments have been carried out on an Intel(R) Xeon(R) CPU @ 2.27GHz, with 23GiB of RAM, Kernel: Linux 2.6.32-5-686-bigmem, distribution Debian GNU/Linux 6.0.3 (squeeze).
As in [19] , we set pendulum parameters l and m in such a way that g l = 1 (i.e. l = g) and 1 ml 2 = 1 (i.e. m = 1 l 2 ). As for the quantization, we set Ax 1 = [−1.1π, 1.1π] and Ax 2 = [−4, 4], and we define AI F = Ax 1 × Ax 2 × Au. The goal region is defined by the predicate
where ρ ∈ {0.05, 0.1}, and the initial region is defined by the predicate
In the multi-input buck DC-DC converter with n inputs Bn, we set constant parameters as follows: L = 2 · 10 −4 H, rL = 0.1 Ω, rC = 0.1 Ω, R = 5 Ω, C = 5 · 10 −5 F, Ron = 0 Ω, R off = 10 4 Ω, and Vi = 10i V for i ∈ [n]. As for the quantization, we set Ai L = [ −4, 4] and Av O = [−1, 7], and we define AB n =
where ρ = 0.01, and the initial region is defined by the predicate IB n (X) ≡ (−2 ≤ iL ≤ 2) ∧ (0 ≤ vO ≤ 6.5).
In both examples, we use uniform quantization functions dividing the domain of each state variable x into 2 b equal intervals, where b is the number of bits used by AD conversion. The resulting quantizations are Q I F ,b = (AI F , Γ b ) and Q Bn,b = (AB n , Γ b ). Since in both examples have two quantized variables, each one with b bits, the number of quantized (abstract) states is exactly 2 2b .
We run QKS and QKS sc on the inverted pendulum model IF for different values of F (force intensity), and on the multi-input buck DC-DC model Bn, for different values of parameter n (number of the switches). For the inverted pendulum, we use sampling time T = 0.1 seconds when the quantization schema has less than 10 bits and T = 0.01 seconds otherwise. For the multi-input buck, we set T = 10 −6 seconds. For both systems, we run experiments with different quantization schema.
For all of these experiments, QKS and QKS sc output a control software in C language. In the following, we will denote with K mgo the output of QKS, and with K sc the output of QKS sc on the same control problem.
Experiments Discussion
We compare the controller K mgo and K sc by evaluating their size, as well as other non-functional requirements such as the setup time and the ripple of the closed loop system. Tables 1 and 2 summarize our experimental results.
In both tables, column |K mgo | (resp. |K sc |) shows the size (in Kbytes) of the .o file obtained by compiling the output of QKS (resp. QKS sc ) with gcc. Column |K sc | |K mgo | shows the ratio between the size of the two controllers and it illustrates how much one gains in terms of code size by using function smallCtr instead of mgoCtr.
Column Path mgo (resp. Path sc ) shows the average length of (worst case) paths to the goal region in the closed loop abstract systemŝ H (K mgo ) (resp.Ĥ (K sc ) ). This number, multiplied by the sampling time, provides a pessimistic estimation of the average set-up time of the closed loop system. Column Path sc Path mgo shows the ratio between the values in the two previous columns, and it provides an estimation of the price one has to pay (in terms of optimality) by using a small controller instead of the mgo controller.
The last three columns show the computation time of function smallCtr (column CPU sc , in seconds), the ratio with respect to mgoCtr (column CPU sc CPU mgo ), and smallCtr memory usage (column Mem, in Kbytes). The function smallCtr is obviously slower than mgoCtr, because of non-optimality: it performs more loops, and it deals with more complex computations. Keep in mind, however, that the controller synthesis off-line computation is not a critical parameter in the control software synthesis flow.
As we can see in Tab. 1 and Tab. 2 the size of the controller K sc tends to become smaller and smaller with respect to the size of the correspondent controller K mgo as the complexity of the plant model grows. This is a general trend, both with respect to the number of switches of the multi-input buck, and with respect to the number of bits of the quantization schema (in both examples). In particular, in the 12 bits controllers for the inverted pendulum, the size of K sc is just about 5% of the size of K mgo . The average worst case length of paths to the goal in the closed loop systemĤ (K sc ) tends to approach the one inĤ (K mgo ) as the complexity of the system grows.Ĥ (K sc ) simulations show an even better behaviour since most of the time, the set-up time ofĤ (K sc ) is about the one ofĤ (K mgo ) .
For example, Fig. 11 shows a simulation of the closed loop systems I K sc 0.5 and I K mgo 0.5 . It considers a quantization schema of 9 bits with trajectories starting from x1 = π, x2 = 0. In order to show pendulum phases, x1 is not normalized in [−π, π], thus also x1 = 2π is in the goal. As we can see, the small controller needs slightly more time (just about a second) to reach the goal. This behaviour can be explained by observing that the average worst case path length is a very pessimistic measure. Thus, in practice, both controllers stabilize the system much faster than one can expect by looking at Path mgo and Path sc . Similarly, the performarce of the small controller with respect to the optimal one is much better than one can expect by considering the ratio Path sc Path mgo . Interestingly, however, I K mgo 0.5 follows a smarter trajectory, with one less swing. Fig. 12 (resp. Fig. 13 ) shows the ripple of x1 in the inverted pendulum closed loop system I K mgo 0.5 (resp. I K sc 0.5 ), by focusing on the part of the simulation in Fig. 11 which is (almost always) inside the goal. As we can see, the small controller yields a worst ripple (0.0002 vs 0.0001), which may be however neglected in practice.
To visualize the very different nature of these controllers, Fig. 9 (resp. Fig. 10 ) shows actions that are enabled by K mgo (resp. K sc ) in all states of the admissible region of the inverted pendulum control problem I0.5, by considering a quantization schema of 9 bits. In these pictures, different colors mean different actions. We observe that in Fig. 9 we need 7 colors, because in a given state K mgo may enable any nonempty subset of the set of actions. As expected, the control strategy of K sc is much more regular and thus simpler than the one of K mgo , since it enables the same action in relatively large regions of the state space. Some symmetries of Fig. 9 are broken in Fig. 10 because when more actions could be choosen, smallCtr gives always priority to one of them (Alg. 2, lines 8-9).
CONCLUSIONS
We presented a novel automatic methodology to synthesize control software for Discrete Time Linear Hybrid Systems, aimed at generating small size control software. We proved our methodology to be very effective by showing that we synthesize controllers up to 20 times smaller than time optimal ones. Small controllers keep other software non-functional requirements, such as WCET, at the cost of being suboptimal with respect to system level nonfunctional requirements (i.e. set-up time and ripple). Such ineffi- ciency may be fully justified since it allows a designer to consider much cheaper microcontroller devices. Future work may consist of further exploiting small controller regularities in order to improve on other software as well as system level non-functional requirements. A more ambitious goal may consist of designing a tool that automatically tries to find control software that meets non-functional requirements given as input (such as memory, ripple, set-up time). 
